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Abstract
I present an overview of a read-out driver (ROD) for silicon de-
tectors in the ATLAS experiment at the Large Hadron Collider
(LHC). Two silicon-based ATLAS tracking systems, referred to
as the Pixel Detector and the Semiconductor Tracker (SCT), are
controlled and read-out using a common 9U VME board. A hy-
brid design of Field Programmable Gate Arrays (FPGAs) and
Digital Signal Processors (DSPs) has allowed the silicon ROD
to meet the challenges of format error-counting and event trap-
ping without interfering in the construction and transmission of
event fragments to the next level in the read-out system. Perfor-
mance of the ROD during detector assembly, calibrations and
cosmic-ray data-taking are also discussed.
I. INTRODUCTION
The ATLAS experiment [1] is a general-purpose detector
centered around one of the LHC pp collision points. Two
major ATLAS detector subsystems [2] lie closest to the inter-
action point–the Pixel Detector [3], comprised of more than
8.0 × 107 channels, surrounded by the SCT [4], itself con-
taining more than 6.2 × 106 channels; both are essential for
providing the tracking information in the pseudo-rapidity re-
gion 0 ≤ |η| < 2.5 and are used to tag secondary vertexes
from B-hadron decays. The ROD is a 9U VME board common
between both of these detector systems and designed to meet
the formidable challenge of module configuration and read-out,
trigger distribution and event fragment construction.
A. The ATLAS Pixel Detector
The ATLAS Pixel Detector is the tracking subsystem that
lies closest to the interaction point. It is comprised of 1456 Pixel
modules [5] in three Barrels and 144 modules in each of two
Endcaps.
Each Pixel module has 16 Front-end ICs, with 2880 chan-
nels per IC for a total of 46080 channels. There are 18 columns
and 160 rows of 50 × 400 µm pixels on each silicon sensor and
the ICs are bump-bonded to the sensor. A Module Controller
Chip (MCC) [6] is employed on the module for the purpose
of collecting data from the 16 FE chips as well as translating
commands into chip signals. Groups of seven modules are con-
nected to a single optoBoard, enabling the transmission and re-
ception of optical signals. The read-out rate for the inner-most
Barrel layer, known as the “B-Layer,” is 160 Mbit/s. Both Pixel
Endcaps and Layer-1 (the middle Barrel layer) are read-out at a
rate of 80 Mbit/s. The outer-most Barrel layer, Layer-2, is read
out at a rate of 40 Mbit/s.
B. The ATLAS Semiconductor Tracker (SCT)
The SCT lies just outside of the Pixel Detector and contains
2112 modules [7] in four Barrels and 988 modules in each of
two Endcaps.
An SCT module has two sides with one Hamamatsu sili-
con sensor on each; the top and bottom sensors are offset from
one another by a 40 mrad angle. Each sensor contains 768 in-
strumented strips at an 80 µm pitch. Each side of the mod-
ule contains an array of six binary read-out chips, known as the
ABCD3TA ASIC [8], that read-out 128 channels each and con-
tain a discriminator, pipeline, data compression logic as well as
a read-out buffer. A harness connected to the module includes
and opto package to send data off-detector optically; the read-
out rate for all SCT Barrels and Endcaps is 40 Mbit/s.
II. THE SILICON READ-OUT DRIVER (ROD)
The silicon Read-out Driver (ROD) [9] is central to the data
acquisition chain (DAQ). The primary purpose of the silicon
ROD is module configuration, trigger propagation and data for-
matting. The secondary purpose of the ROD is detector cali-
bration and monitoring. Control commands are sent from the
ROD to the modules as serial data streams. These commands
can be Level-1 triggers, bunch-crossing resets, event counter re-
sets, calibration commands or module register data. Each ROD
board is responsible for the configuration and read-out of up to
48 SCT or 32 Pixel modules. After formatting the data collected
from the modules the ROD transmits these fragments to the AT-
LAS read-out subsystem (ROS) via S-Link.
Up to 16 RODs can reside inside of a single VME crate.
Each VME crate contains one single-board computer (SBC) that
is used for communication between the DAQ host computer and
the RODs. A single TIming Module (TIM) [10] in the crate re-
ceives timing, trigger and control information from ATLAS and
passes this information on to the RODs. There is one Back-
of-Crate (BOC) [11] card for each ROD and, as the name sug-
gests, the BOC resides in the back of the VME crate just behind
the ROD with the backplane forming a partition between them.
The BOC is capable of converting electrical commands from the
ROD (e.g., triggers) into optical signals and passing them on to
the detector modules via optical fibers. Conversely, the BOC
can receive optical signals from the modules (e.g., event data)
and convert these into electrical signals before passing them on
to the ROD. The BOC also hosts the S-Link, which is exploited
by the ROD to send formatted event data to the ROS.
The hardware on the ROD itself (Figure 1) is common be-
tween the Pixel and the SCT subsystems, however it should be
noted that differences in firmware do exist. A hybrid architec-
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ture of FPGAs and DSPs allow the ROD maximum versatility
during physics-running and calibrations. The FPGAs are dedi-
cated to performing time-critical operations such as ROD setup,
module configuration and the formatting, building or routing of
events. A single “Master” and four “Slave” DSPs reside on the
board and are utilized for the control and coordination of on-
ROD operations, as well as performing high-level tasks such
as data monitoring and module calibration. Once configured,
the ROD FPGAs handle the event data-path to ATLAS Level-2
without further assistance from the DSPs.
Figure 1: The ATLAS silicon Read-out Driver (ROD).
ROD reset and the VME interface are handled by an FPGA
referred to as the Program Reset Manager (PRM). At power-up,
the PRM activates the host-to-ROD VME interface and resets
the Master DSP (MDSP). Once the MDSP has booted, config-
uration information is transmitted for the Controller FPGA as
well as the data-path FPGAs–known as the Formatter, the Event
Fragment Builder and the Router (Figure 2). The farm of Slave
DSPs (SDSPs) are loaded with boot code from the host via the
MDSP.
The ROD supports two main modes of operation: physics
data-taking and calibrations. During physics data-taking trig-
gers issued from ATLAS are relayed to the ROD via the TIM.
When running calibrations the MDSP serial ports can be used
to issue triggers to the modules. In both modes of operation, the
data-path through the Formatter and the Event Fragment Builder
remain the same. In calibration mode the Router sends events to
the farm of SDSPs for histogramming, whereas in data-taking
mode they are routed to the ROS via the S-Link.
In the event that the S-Link is receiving data from the ROD
faster than it can be transfered to the ROS during physics data-
taking, the S-Link will apply back-pressure to the ROD thereby
halting the output of events from the ROD EFB. If back-pressure
continues to be applied and the EFB memories become full,
back-pressure is propagated to the Formatter FPGAs stopping
the transmission of event data from the Formatters. If a critical
limit in the Formatter memories is reached, a ROD Busy sig-
nal will be sent to the TIM halting triggers from ATLAS. The
likelihood of this occurring even with 2.5 times the projected
occupancy at the highest luminosity is exceptionally low.
A. ROD Controller FPGA and Master DSP
The main function of the ROD Controller FPGA and Master
DSP is to setup the ROD data-path, to execute BOC and sili-
con module configuration and to process as well as propagate
triggers.
The MDSP is a Texas Instruments 6201 integer DSP running
at 160 MHz with two internal 64 kB blocks of memory and an
additional 32 MB of (slower) external memory. The MDSP has
ROD and BOC registers connected to one of its External Mem-
ory InterFaces (EMIFs) thereby allowing any ROD or BOC reg-
isters to be set from the host via the MDSP. The MDSP runs
software to perform system functions while the FPGA performs
real-time functions. Module configuration is performed by the
MDSP using its multi-channel buffered serial ports (SP0 and
SP1); configuration data is passed to the MDSP from the host.
In calibration mode the MDSP serial ports are also used to send
triggers.
During normal ATLAS running the trigger and event de-
scription information (Level-1 ID, bunch-count ID and trigger-
type) is supplied to the ROD by the TIM. The TIM trigger is
detected inside of the Controller and expanded into the trigger
codes required by the Pixel and SCT modules. The trigger code
is then sent out a 48-wide mask gate and propagated on to the
modules.
B. Formatter FPGAs
The Pixel MCC and the SCT ABCD3TA each return a bit
stream. The BOC splits these into individual 40 MHz streams.
The ROD input links receive the data streams from the BOC.
For the inner-most layers of the silicon tracker, the data comes
in over several links at multiples of this 40 MHz.
Eight identical ROD Formatter FPGAs serve the purpose of
serial-to-parallel conversion of the event data coming from the
modules and to de-randomize event fragments. The Formatters
are also used to detect module packet errors and inform the Con-
troller FPGA when link trailers have been received.
The FPGA firmware is subsystem specific. The version for
the Pixel Detector contains four links per Formatter and the ver-
sion supporting the SCT allows for 12 links per Formatter. A
single ROD SCT Formatter gathers the data from up to six mod-
ules (there are two read-out links per module). For the Pixel
Detector the number of modules read out by a single Formatter
depends on the rate used. The 40 Mbit/s, 80 Mbit/s and 160
Mbit/s modes support the read-out of four, two and one mod-
ule(s) per Formatter, respectively.
C. Event Fragment Builder FPGA
The purpose of the ROD Event Fragment Builder (EFB) is
to collect the Formatter output, check the L1 and BC IDs, count
errors and generate the event header and trailer.
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The EFB contains two engines to collect the Formatter out-
put. Information from the ROD Controller FPGA regarding
Event Data and trigger type as well as L1 and BCIDs are ac-
cepted by the EFB Header and Trailer Generator and compared
with the data collected by each of the two EFB engines. The
EFB flags event errors by using dedicated bits inside of the event
header and trailer.
Once the event data from the two engines are ready, as well
as the header and trailer, the EFB passes this information onto
the ROD Router FPGA.
D. Router FPGA and Slave DSP Farm
The purpose of the Router FPGA is to route formatted data
to ATLAS Level-2 and/or the Slave DSPs. The four SDSPs are
used for error counting as well as event capture and histogram-
ming. The slave DSPs are Texas Instruments 6713 floating-
point DSPs running at 220 MHz with 256 kB of internal mem-
ory, 256 MB of (slower) external memory, and are used for
monitoring in addition to calibration histogramming. One EMIF
of each SDSP is connected to a separate pipeline in the Router
FPGA, thus allowing events to be transferred to any SDSP inde-
pendently. The full memory range of the four SDSPs are avail-
able to the MDSP through registers attached the the SDSP host
port interfaces. SDSP external memory is used to store event
histograms.
III. ROD COMMUNICATION
A system of communication registers, primitives, tasks
and text-buffers are used for host-to-ROD and MDSP-to-SDSP
communication and control.
A. Communication Registers
A series of communication registers, blocks of 32-bit words
at the start of the DSP’s internal memory, are regularly checked
by the MDSP while inside of the main (infinite) loop of the soft-
ware running on the processor. The MDSP polls these registers,
watching for requests from the host (user). Similarly, these reg-
isters are used to indicate the status of the DSPs to the host.
There are quite a few different types of Communication Reg-
isters on the ROD. General Status Registers keep a tally of the
number of tasks currently running, note if the event trapping
is engaged, etc. Dedicated Histogramming Registers are used
to report calibration scans statistics. Registers specific to inter-
DSP communication (i.e., MDSP-to-SDSP) also exist.
B. Primitives
The ROD FPGA registers are mapped in the MDSP mem-
ory space. A system using software entities known as primi-
tives allows the MDSP to remain in control of its memory while
receiving commands from the host. It is through the use of prim-
itives that reading and writing to ROD registers is possible; the
ROD and BOC are configured and initialized using this system
of primitives. In general, primitives are executed once by the
DSP.
Primitives exist for reading and writing FPGA registers,
reading and writing regions of MDSP memory, loading or mod-
ifying silicon module configurations, and starting the SDSPs.
The MDSP can send primitive lists to the SDSPs to start calibra-
tion histogramming, for example. The DSP software is versatile
enough to handle new primitives written by the user; these are
simple and easy to compose.




Primitives are typically executed once whereas tasks execute
ROD functions over an extended period of time. These operate
independent of the Primitive Lists, however the ROD can still
process Primitive Lists while various tasks are running. Tasks
start and stop by the host (or MDSP) sending primitives and
they run until they complete or are halted manually. The Event
Trapping and Histogramming Tasks are just a couple of exam-
ples. The former runs on the SDSPs to handle event trapping
while the latter manages the issuance of triggers along with the
processing and binning of event data.
IV. OPERATING MODES
Both physics data-taking and calibration modes are sup-
ported by the silicon ROD.
A. Physics Data-taking
Once the data-path on the ROD has been setup, it is com-
pletely handled by the FPGAs and does not require any inter-
vention from the DSPs. During physics data-taking the Router
FPGA possesses the capability of capturing events on a user-
defined pre-scale (i.e., every nth event) and sending them to the
farm of SDSPs on a non-interfering basis. One could conceive
of collecting such events, binning them, and comparing with a
set of reference histograms thereby providing detector experts
with information on channels with unusually high or low occu-
pancies.
B. Calibration
In calibration mode the transmission of data through the S-
Link is inhibited. Instead, frames of data (256 32-bit word
chunks) are passed from the Router FPGA to the SDSPs us-
ing Direct Memory Access (DMA) transfer. Tasks running on
the SDSPs flag these transfered events for processing and sub-
sequent histogramming. A monitoring task can be run on the
SDSPs that is capable of parsing the event errors flagged by the
FPGAs and reporting these errors back to the host.
Two of the most common Pixel calibration scans focus on
the determination of thresholds and noise. During the Threshold
Scan, on-chip charge injection is carried out for each individual
pixel. The number of hits for each injected charge is scanned
to obtain the discriminator threshold (Figure 3). A Noise Scan
is simply a Threshold Scan without any charge injection and is
used to measure the noise occupancy.
SCT calibration scans include tests of basic communication
such as the Rx Threshold Test (optimize the Rx threshold value
in the BOC data-receiver chip), as well as a suite of digital and
analog tests like the N-Mask Test (demonstrate that the chip
mask register functions properly; Figure 4) and the Noise Oc-
cupancy Test.
V. ROD PERFORMANCE
Production RODs have been used extensively during silicon
detector assembly, runs with test beam, and most recently dur-
ing a period of cosmic-ray data-taking.
A. ROD use during Detector Assembly
Calibration scans have been used routinely during module
production [12] to verify module functionality before and after
being mounted or transported. Such scans also help to rank pro-
duction modules by the number of defects so that only the very
best may be mounted on the detector and installed in ATLAS.
The detector assembly phase has given essential feedback
to the ROD hardware, firmware and software developers. Sev-
eral DSP software and FPGA firmware problems have been un-
covered during the production and assembly tests thus giving
the programmers critical feedback before physics running with
complete detectors in the ATLAS Collision Hall.
Figure 3: The results of a Pixel Threshold calibration scan.
Figure 4: The results of an SCT N-Mask calibration scan.
B. ROD use during Cosmics Running
The production ROD as well as some of the very latest
FPGA firmware and DSP software were tested extensively dur-
ing a period of combined cosmics running using the ATLAS
Transition Radiation Tracker (TRT) and SCT Barrels in May
2006. The ROD performed well during this very successful run
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in which more than 400k events were collected. This large-scale
test involved ∼500 SCT modules (∼10 RODs) and served as a
useful DAQ and detector shake-down in addition to providing
data for detector efficiency and alignment studies.
VI. CONCLUSIONS
Approximately 260 production ROD boards have been as-
sembled and tested. Roughly 160 of these are dedicated to the
Pixel Detector while the remaining fraction are assigned for use
by the SCT Barrels and Endcaps. Many of these boards are now
installed in the ATLAS USA-15 counting-room crates; their lo-
cation for ATLAS physics data-taking.
The final production version of the ROD has already been
used extensively during module production and detector assem-
bly at various sites around the world, as well as during test-beam
runs at CERN [13] and the combined cosmic-ray data-taking
run.
We are looking forward to larger-scale multi-crate tests and
with the SCT Barrels now lowered into the ATLAS Collision
Hall that opportunity is rapidly approaching. Additional testing
during the upcoming cosmics data-taking run using one of the
Pixel Endcaps is another opportunity to gain additional experi-
ence reading-out large numbers of modules.
Future work will focus on speeding up the DSP software to
shorten the time taken for both module configuration and cali-
bration scans. Any implementation of on-ROD data-quality and
detector monitoring during physics data-taking as well as an au-
tomated response for module recovery and re-configuration (in
conjunction with the DAQ and Detector Control System) would
certainly prove to be very beneficial.
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